Please use this identifier to cite or link to this item:
http://repository.iiitd.edu.in/xmlui/handle/123456789/1109Full metadata record
| DC Field | Value | Language |
|---|---|---|
| dc.contributor.author | Reddy, Krishna Neel | - |
| dc.contributor.author | Joshi, Kshtiz | - |
| dc.contributor.author | Darak, Sumit Jagdish (Advisor) | - |
| dc.date.accessioned | 2023-04-10T13:14:22Z | - |
| dc.date.available | 2023-04-10T13:14:22Z | - |
| dc.date.issued | 2022-05 | - |
| dc.identifier.uri | http://repository.iiitd.edu.in/xmlui/handle/123456789/1109 | - |
| dc.description.abstract | Next generation wireless communication systems are expected to support high-mobility Vehicle to everything (V2X) communication services in sub-6 GHz as well as millimeter wave spectrum. This demands accurate tracking of users so that well-directed beams can be formed so as to achieve desired throughput. One potential solution is joint radar-communication (JRC) systems in which radar waveforms embedded within the communication spectrum enabled accurate localization without the need of separate radar transceivers and spectrum. In this project, we aim to develop hardware prototypes of joint radar-communication (JRC) transceivers on FPGA followed by functional and complexity analysis for different wireless channel environment, target patterns and wordlength. Our novel contributions include hardware IPs for LDPC encoders and decoders, IEEE 802.11ad/ay based OFDM PHY for single and multi-antenna systems, beamformer and three dimensional radar signal processing. The final outcome of the project is to demonstrate the gain in performance and complexity between JRC and non-JRC systems on FPGA. | en_US |
| dc.language.iso | en_US | en_US |
| dc.publisher | IIIT-Delhi | en_US |
| dc.subject | high-mobility Vehicle | en_US |
| dc.subject | joint radar-communication | en_US |
| dc.subject | wireless channel environment | en_US |
| dc.subject | OFDM PHY | en_US |
| dc.title | Design and prototype of 802.11ad based joint radar communication transceiver on FPGA | en_US |
| Appears in Collections: | Year-2022 | |
Files in This Item:
| File | Description | Size | Format | |
|---|---|---|---|---|
| Krishna neel reddy.pdf Restricted Access | 277.53 kB | Adobe PDF | View/Open Request a copy |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.