Please use this identifier to cite or link to this item: http://repository.iiitd.edu.in/xmlui/handle/123456789/1493
Full metadata record
DC FieldValueLanguage
dc.contributor.authorSharma, Sunishka-
dc.contributor.authorDeb, Sujay (Advisor)-
dc.date.accessioned2024-05-16T12:10:07Z-
dc.date.available2024-05-16T12:10:07Z-
dc.date.issued2023-11-29-
dc.identifier.urihttp://repository.iiitd.edu.in/xmlui/handle/123456789/1493-
dc.description.abstractThis B.Tech project embarked on an educational journey through the dynamic field of computational architectures, initiating with an in-depth study of Processing-in-Memory (PIM) systems and their challenges in the context of modern computing. A significant aspect of this learning process was the exploration of RISC-V architectures, which provided essential insights into the potential and capabilities of vector processors within Single Instruction, Multiple Data (SIMD) frameworks. The transition from PIM to SIMD, particularly to vector architectures, stemmed from the discovery of their superior efficiency, scalability, and broader application range. Throughout the project, a focus was placed on learning about the architectural nuances of SIMD and vector processors. This exploration unveiled their proficiency in managing large datasets and executing parallel operations, effectively addressing the energy and scalability constraints associated with data movement in PIM systems. The study underscored the benefits of SIMD in terms of energy efficiency and performance enhancement, especially in scenarios favoring sequential programming while harnessing parallel data processing. This educational shift towards SIMD architectures, especially in understanding RISC-V and its vector extensions, represents a significant stride in computational technology, highlighting the evolving landscape of efficient and adaptable data processing methods in the current era of data-driven computing.en_US
dc.language.isoen_USen_US
dc.publisherIIIT-Delhien_US
dc.subjectVector Architecturesen_US
dc.subjectSIMD (Single Instruction, Multiple Data)en_US
dc.subjectRISC-Ven_US
dc.subjectData-Level Parallelismen_US
dc.subjectEnergy Efficiency in Computingen_US
dc.subjectModern Computing Systemsen_US
dc.titleProcessing near memory : a paradigm shiften_US
dc.typeOtheren_US
Appears in Collections:Year-2023

Files in This Item:
File Description SizeFormat 
Processing_Near_Memory___A_Paradigm_Shift (1) - Sunishka Sharma.pdf
  Restricted Access
217.21 kBAdobe PDFView/Open Request a copy


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.