A new vernier delay line time to digital converter (TDC) architecture using a tristate buffer is proposed in my thesis work. The design being implemented in this thesis work is a single stage vernier delay line time to ...