Please use this identifier to cite or link to this item: http://repository.iiitd.edu.in/xmlui/handle/123456789/1885
Full metadata record
DC FieldValueLanguage
dc.contributor.authorAyyagari, Krishna-
dc.contributor.authorDeb, Sujay (Advisor)-
dc.date.accessioned2026-04-15T08:51:37Z-
dc.date.available2026-04-15T08:51:37Z-
dc.date.issued2024-12-
dc.identifier.urihttp://repository.iiitd.edu.in/xmlui/handle/123456789/1885-
dc.description.abstractThis project aims to create an open-source, cache-coherent multicore system that uses the combined processing power of multiple cores arranged in a network-on-chip (NoC) architecture. This semester, the project focused on understanding and implementing the basics of NoC architectures. It started with a detailed study of NoC concepts, including routing techniques and their importance in multicore systems. A simple 2x2 NoC model was developed to test basic functionality and identify challenges related to scaling and performance. In parallel, work was done on the Ibex core, an open-source RISC-V processor developed by the lowRISC community. Functional codes were successfully run on the core, providing insights into its design and capabilities. The study also covered cache coherence, focusing on its role in maintaining data consistency across cores, laying the groundwork for tackling these challenges in future work.en_US
dc.language.isoen_USen_US
dc.publisherIIIT-Delhien_US
dc.subjectNetwork on Chipen_US
dc.subjectOpen Source Core Architectureen_US
dc.subjectCache Coherenceen_US
dc.titleDevelopment of open source multicore systemen_US
dc.typeOtheren_US
Appears in Collections:Year-2024

Files in This Item:
File Description SizeFormat 
2021158_Krishna_BTP2 - Krishna Ayyagari.pdf
  Restricted Access
5.91 MBAdobe PDFView/Open Request a copy


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.