Please use this identifier to cite or link to this item:
http://repository.iiitd.edu.in/xmlui/handle/123456789/196| Title: | ACCORD : an analytical cache contention model using reuse distances for modern multiprocessors |
| Authors: | Hemani, Rakhi Banerjee, Subhasis Guha, Apala |
| Keywords: | ACCORD model LRU model |
| Issue Date: | 15-Sep-2014 |
| Series/Report no.: | IIITD-TR-2014-004 |
| Abstract: | Simultaneous execution of multiple threads on multicores is necessary for good resource utilization. However, such utilization calls for accurate models to predict the impact on performance due to contention of shared resources, primarily the last level cache and memory. The major challenges in developing such a model for commercial multicore machines are the unavailability of cache implementation details and the scalability of the performance prediction model for multiple threads. In this paper we propose a cache contention model addressing both these challenges. We leverage observed cache behaviour and reuse distance profile of applications for this purpose. We implement our model on a Xeon Sandy Bridge multicore and observe an RMS error of less than 0.06, for single threaded and multi-threaded workloads. Further we compare the effectiveness of using ACCORD model against the popular LRU Model and find that ACCORD is upto 2.7 times more accurate. |
| URI: | https://repository.iiitd.edu.in/jspui/handle/123456789/196 |
| Appears in Collections: | Year-2014 |
Files in This Item:
| File | Description | Size | Format | |
|---|---|---|---|---|
| IIITD-TR-2014-004.pdf | 601.76 kB | Adobe PDF | View/Open |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.