Please use this identifier to cite or link to this item:
http://repository.iiitd.edu.in/xmlui/handle/123456789/990| Title: | Implementation of encryption algorithms in SRAM based memory |
| Authors: | Aamir, Mohd. Grover, Anuj (Advisor) |
| Keywords: | Side-Channel Attacks Hardware Security Chacha20 Advanced Encryption Scheme Cache-based Encryption |
| Issue Date: | May-2021 |
| Publisher: | IIIT- Delhi |
| Abstract: | Encryption algorithms are used to protect confidential data from unauthorized access by scrambling it into an unreadable format, using a private key. The security of the algorithm is largely dependent on the safety of the key. Although mathematically impenetrable by brute force, recently lots of research has been done on various side-channel attacks for the implementation of these algorithms. The purpose of this research is to build a secure hardware-based implementation for encryption schemes to mitigate the possibility of side-channel attacks. The architectures designed using Virtuoso by Cadence and verification is done using the Eldo Simulator. In this project, in-memory and near memory computing based architectures are used to implement Advanced Encryption Scheme and Chacha20 algorithms. |
| URI: | http://repository.iiitd.edu.in/xmlui/handle/123456789/990 |
| Appears in Collections: | Year-2021 |
Files in This Item:
| File | Description | Size | Format | |
|---|---|---|---|---|
| Mohd. Aamir_2017167.pdf Restricted Access | 1.35 MB | Adobe PDF | View/Open Request a copy |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.