This thesis investigates the design and optimization of a low-power subtractor circuit tailored for inclusion in a standard cell library fabricated using the SCL 180nm CMOS process. The project explores multiple logic ...