UVM based STBUS veri cation IP for verifying SoC

Abstract

The ever increasing advances in the integrated circuit technology made it possible for electronic system designers to assemble complete systems-on-chips (SoC). As these SoCs have been used in computer, graphics, and networking hardware systems, the complexity of functionality within them have rapidly increased. At the same time shrinking time to market leaves little room for errors in the design. Hence functional verification has become one of the major tasks in committing chips to fabrication. Just as designs are pushing towards reusable environment so must the verification environment. As verification itself takes 70% of the design time, the need of standalone, pre verified verification infrastructure is arisen so that verification does not become the bottleneck for the designers. The Verification Intellectual Property (Verification IP/VIP) which can be easily plugged in the simulation-based tests, is an important component of such infrastructure. In this dissertation the modeling of VIP of STBUS protocol has been presented, and in the process STBUS protocol has been also verified. The use of STBUS VIP has been shown by modeling a verification environment for verifying a SoC. The coverage analysis has been done to check how much jump-start the verification IP can produce in achieving the coverage goal quickly.