IIIT-Delhi Institutional Repository

Development of open source multicore system

Show simple item record

dc.contributor.author Ayyagari, Krishna
dc.contributor.author Deb, Sujay (Advisor)
dc.date.accessioned 2026-04-15T08:51:37Z
dc.date.available 2026-04-15T08:51:37Z
dc.date.issued 2024-12
dc.identifier.uri http://repository.iiitd.edu.in/xmlui/handle/123456789/1885
dc.description.abstract This project aims to create an open-source, cache-coherent multicore system that uses the combined processing power of multiple cores arranged in a network-on-chip (NoC) architecture. This semester, the project focused on understanding and implementing the basics of NoC architectures. It started with a detailed study of NoC concepts, including routing techniques and their importance in multicore systems. A simple 2x2 NoC model was developed to test basic functionality and identify challenges related to scaling and performance. In parallel, work was done on the Ibex core, an open-source RISC-V processor developed by the lowRISC community. Functional codes were successfully run on the core, providing insights into its design and capabilities. The study also covered cache coherence, focusing on its role in maintaining data consistency across cores, laying the groundwork for tackling these challenges in future work. en_US
dc.language.iso en_US en_US
dc.publisher IIIT-Delhi en_US
dc.subject Network on Chip en_US
dc.subject Open Source Core Architecture en_US
dc.subject Cache Coherence en_US
dc.title Development of open source multicore system en_US
dc.type Other en_US


Files in this item

This item appears in the following Collection(s)

Show simple item record

Search Repository


Advanced Search

Browse

My Account